We propose 
Introduction
In this paper, we propose an FPGA architecture based on our experience in designing, constructing, and programming cellular automata (CA) machines: virtual-processor SIMD machines optimized for the large-scale simulation of spatial arrays of synchronous cellular-logic[Z2, 13, 15, 17, lo] .
Much of the initial impetus for this large-scale CA machine work came from the discovery in the mid19807s [7, 131 of simple CA algorithms that can be used to simulate the behavior of materials and fluids [9] . The large spatial scale needed in these calculations makes a DRAM-based virtual-processor approach attractive: we simulate large spatial arrays of finegrained processors using small numbers of physical processors, keeping the state information in DRAM.
Sincc these kinds of calculations can be highly pipelined, the ultimate limiting factor in simulation speed is DRAM-bandwidth. Our 1988-technology CAM-8 machine[l7] uses conventional nibble-wide DRAM's, and gets only about 6 MBytes/sec of 1/0 ba.ndwidth per DRAM-chip. Nevertheless, small-scale versions of this machine with about the hardware complexity of a personal computer are still "state-ofthe-art" for CA simulations of physical systems[l2]-competing directly with "supercomputers." Modern DRAM chips, such as RAMBUS DRAM's and synchronous DRAM's, have about 100 times as much memory bandwidth available. This provides an obvious opportunity for greatly improved performance: entirely new realms of 3D physical simulation and volume image processing could be made computationally accessible.
Instead of simply designing another generation of specialized ASIC's tailored for this applicationwhich would soon have to be replaced with yet another generation-its appropriate t o ask what kind of general-purpose chip could be turned to this problem. Given appropriate DRAM 1 / 0 and buffering, the operation of each physical processor could be implemented without loss of performance by a wide and slow pipelined logic circuit: thus an FPGA chip would be an obvious choice if one existed that had a highspeed interface to modern DRAM memories. Table  lookup algorithms are also very useful in this kind of application, and so we might wish for an FPGA chip that could also interface with pipelined SRAM's, which currently run their 1/0 pins at up to 200 MHz. Finally, the reprogrammability of an FPGA implementation would add powerful new functionality to our CA machine[l5, 10, 19, 31.
Architectural innovations that would enable an FPGA chip to serve well in our CA applications are discussed in the next section. In subsequent sections, we will use the example of implementing a CAmachine to make clear how our suggested set of features fit together not only in this particular case, but also in a rather broad class of related applications.
An FPGA chip architecture
In this section, we discuss a proposed FPGA chip based on a conventional FPGA logic array core, in which 1/0 pins are clocked at a much higher rate than that of the logic array that they serve (Figure la) . This style of architecture has long been prevalent in the graphics community, where wide data paths within a chip may be time multiplexed at the edge of the chip into much faster and narrower data paths that run offchip. This kind of arrangement makes it possible to interface a relatively slow FPGA core with high speed memories and data streams, and is useful for other pinlimited FPGA applications such as logic simulation [2] .
To allow our "slow" FPGA core to efficiently employ high-speed DRAM'S, a dedicated DRAM controller and associated buffer memories are essential. 
1.

2.
FPGA logic array core:
Although both the time-multiplexed usage of 1/0 pins and issues of reconfiguration will be distinctive, the FPGA logic-array core itself could be almost any existing reconfigurable design: existing logic-synthesis tools should be useable here essentially without change.
DRAM 1 / 0 controller:
In addition to the conventional parameters used to control a memory burst transfer, such as starting address, length, source stride, and destination stride, we include a bit-rotate operation: the whole transfer, considered as a single string of bits, may be rotated by some number of bit positions as part of the 1/0 operation. This simplifies bit-plane shifting operations, which are useful graphical primitives, and will be indispensable primitives in our CA machine implementation. We will also allow the DRAM controller to reconfigure the FPGA core, so that multiple configuration contexts can be stored in the DRAM in order to make dynamic reconfiguration of large arrays of such FPGA's practical.
Double buffer:
We have two buffer areas on the chip for memory transfers: one is used to buffer data bursts to or from DRAM (the burst buger), while the other is used actively for processing by the FPGA core (the active buger). The two buffers then exchange roles. The unusual feature that we add is that both of these buffers are corner-turning memories: they allow a 2D array of bits to be read or written along either a row or a column. This is iIIustrated in Figure l b . If you think of the rows in the figure as bit-planes in a graphical application, then the columns are pixels: the corner turner allows data stored as bit-planes t o be read in, and then pixels that cut across bit-planes to be read out, for processing by the FPGA core. This is in fact the way that our CA simulations will use this hardware.
Cache buffer:
For applications (such as our CA simulations) in which data is streamed through a pipelined circuit in the FPGA core, it may sometimes be necessary to cache data words-or parts of data words-at the full pipeline rate, to be used later. To keep up with the data pipeline, it must be possible to both read and write the cache buffer at each core clock. This makes it inefficient to simulate such a cache within the FPGA core itself, and so we include a separate memory buffer for this, which the FPGA core array directly manages.
In the diagram, all of the 1/0 pins run at a multiple of the FPGA core clock rate: internal data paths are wider and slower. For power and pin-count reasons, we'll assume here that we're interfacing to a RAMBUS DRAM, but similar considerations would apply if we used synchronous DRAM. At the edge of the chip, the byte-wide 600 MByte/sec (1 Volt swing) RAM-BUS channel widens to a 64-bit wide 75MHz channel.
Its natural then to have the buffer memories each be 64x64 arrays. The data path from the buffer memories to the FPGA core is twice as wide again (64 bits in and 64 bits out at each core clock), so that the core only needs to run at 37.5MHz, processing a 64-bit wide data stream. Meanwhile, the data path to each of the non-DRAM 1/0 pins is 4-bits wide, and these pins are time-multiplexed to run a t -4 times the core clock (i5OMHz). This is fast enough, for example, to interface with fast pipelined SRAM's. 
Architecture Summary
We propose a chip architecture with a conventional FPGA core clocked at 37.5MHz and a 300 MHz RAM-BUS DRAM interface (600 MBytes/sec data channel). All 1/0 pins other than the RAMBUS channel run at 15OMHz at 3.3Volts, and are 4-way multiplexed in time. The DRAM interface consists of a DRAM 1/0 controller and two 64 x 64 bit corner-turner buffer memories. The FPGA core communicates with the DRAM controller, which supervises all 1/0 transfers, including selection of which buffer to use for 1/0 (the burst bufler). Data transfers into the burst buffer may be rotated as a single string of bits as part of the 1/0 transfer. Data from the other DRAM buffer (the actwe bufler) may be streamed-using either turned or unturned data-through a pipelined circuit in the FPGA core. The pipeline delay through the core can be compensated for by a delay between the start of the active-buffer-read pipeline, and the start of the activebuffer-write pipeline. The cache buffer is a block of conventional SRAM that can be both read and written at every core clock by the FPGA core array.
As we see in Figure la , the DRAM controller and all buffers are directly controlled by the FPGA core-the main control parameters are listed in the tables below. When a DRAM 1/0 transfer is initiated, all relevant parameters are latched by the DRAM controller-they may be freely changed during the transfer. Reconfiguration is initiated by selecting the configuration buffer as the destination for a memory transfer. Notice that there is a refresh-control parameter: refresh must be carefully controlled if we want to ensure that arrays of these chips can operate in perfect lock-step synchronization for systolic applications. 
DRAM
A virtual processor CA machine
In this section, we will discuss the implementation of a kind of systolic computer-a virtual processor CA machine-based on the synchronous-burst FPGA described above. The functional architecture of this CA machine is similar t o that of our CAM-8 CA machine[l7], but with simplifications and added capabilities that arise from the use of reprogrammable logic and DRAM'S that are faster than SRAM's. The way that DRAM buffers are used here was influenced by Fung Fung Lee's ALGE implementation of the CAM-8 data movement scheme [l6, lo] .
The function of a CA machine is to simulate the operation of an array of simple logic elements [22] . In our simulation, these elements are arranged and interconnected in a regular repeating spatial pattern, and are all clocked synchronously. The repeated structural unit of this logic array is called a cell, the repeated interconnection pattern of all cells is called the neighborhood, and the repeated logic function that applies to the state of all cells is called the rule. In our CA machine, both the rule and the neighborhood may be changed at each synchronous clock of the simulationmaking this machine a kind of SIMD computer [24] .
Current CA hardware is largely directed towards discrete lattice simulations of physical systems, and towards image processing[l7, lo]. The algorithms used on this kind of hardware are in many ways similar to traditional mesh algorithms (e.g., finite-difference), but with much more emphasis given to non-numerical logical operations-the kind of processing that is most appropriate for FPGA/table-lookup implementation (see Section 4).
Both for physical simulation and for volume image processing, its important to be able to simulate large three-dimensional systems. To do this economically, the information about the current state of the system should be kept in DRAM. Thus we are lead naturally to a virtual processor scheme: we divide the array of cells t o be simulated evenly among a smaller array of physical processors. Each physical processor simulates a sector of the total space of cells, storing the state of its sector in DRAM and updating it sequentially (see Figure 2 ). Since each processor only simulates a small part of a sector at a time, it only needs to simulate a correspondingly small fraction of the intercell communication resources at a time-again helping to make large 3D simulations practical.
A virtual processing scheme also adds great flexibility to our simulations. Parameters such as dimensionality, sector size and shape, number of bits per cell, and neighborhood would all be fixed if we actually built a physical cell array, but can be freely programmed when our space is virtual. Since the hardware which operates on each cell is shared over many cells, we can also afford to implement complex updating rules. In a virtual processor 'CA machine, we trade speed for size and scope-a tradeoff that could be made in FPGA architectures as we11 [4, 
Updating without data movement
In describing the operation of our virtual processor CA machine, we will begin by considering the simplest possible case: a cellular automaton in which the cells are not interconnected at all! We will use this case to illustrate the essence of our cell-updating process without the complicating details of how to move data around between the cells. As a further simplification, we will first consider the case of a 64-bit cell where the updating operation performed on each cell is simple enough to fit into the FPGA core of our sync-burst chip, along with the rest of the circuitry needed to control the cell-updating process. The rule might be, for example, that cells which contain equal numbers of ones and zeros are complemented.
Since there is no communication, we might as well talk about a single processing node. Each cycle of operation begins by reading cell data from DRAM into the burst-buffer. When this buffer is full, it becomes accessible to the FPGA core. Cells in this active buffer are then sent, one after another, through a circuit which implements the given rule in some number of pipelined stages. 64-bit results are accumulated one at a time in the active-buffer, which then becomes the burst-buffer, and data goes back into DRAM. This whole process then repeats. If there is little latency in the rule-pipeline, then cells are transformed essentially as fast as the DRAM can be read and written.
Smaller cells
Suppose we have a 16-bit cell, with a very complicated rule. Then we let each 64-bit word constitute 4 cells. If we have a 64Kx 16 pipelined SRAM attached t o our node, as is shown in Figure 2 , we can still update at full rate. Our pipelined circuit just sends four 16-bit cells simultaneously to the 16 address pins of the SRAM (which are multiplexed 4 to 1). The results of four table-lookups are available one core-clock later on other pins, to be used as new cell contents.
Larger cells
Now suppose we have an arbitrarily large cell, with an arbitrarily complicated rule. This can still be implemented with a fixed size FPGA core, and a fixed size lookup table, but each application of the rule will require a sequence of processing steps, each of which will operate on only a portion of every cell. We reconfigure-or partially reconfigure-the FPGA core and/or the lookup table between these steps.
To implement this idea, we begin by organizing our data in DRAM as bit-fields-corresponding bits from every cell in the sector are stored together (see Figure 3) . Since there is no communication between cells, we might as well imagine in this discussion that our cells all line up in a 1-dimensional array: we'll pack corresponding bits from consecutive cells into consecutive bits of DRAM. Now suppose we want to operate on some set of bit-fields taken from each cell in turn. We focus on one chunk of our sector at a time, reading in the corresponding chunk of each of the desired bit-fields into the rows of our DRAM buffer. The columns of this buffer will then be the desired cell data for each cell in this chunk-each column can be processed identically. We process all of the sector in this manner, before switching to a new subset of bit-fields and a new updating operation. Exactly this kind of functioncomposition scheme (but with lookup tables alone) is currently used in CAM-8.
Data movement
Our general scheme, in which cells are interconnected in a rather arbitrary (but spatially uniform!) fashion, will be very close to the non-moving case considered above. In essence, we will just alternate between moving data around in our CA space, and performing a non-moving updating, in which the data that has landed at each cell is processed independently, as discussed above.
The data movement mechanism that we use is called data advection, in analogy to advection in fluids [lG] . It consists of uniformly shifting various datu fields-each composed of corresponding bits from each cell-in various directions across our space. For example, if we think of a 2-dimensional CA space on a rectangular grid, we can think of the cells as being pixels, and data advection consists of simultaneously shifting the various bit-planes by different amounts in different directions (see Figure 3) . AS part of its communication pattern, each cell might, in this 2D example, need t o send a bit of data to the cell that is 2 positions "north" of it and 1 position "east" of it. To accomplish this, we simply designate a bit within each cell to hold this data, and shift the entire bit-plane consisting of these "north-east" bits.
Updating with data movement
Data advection is a very simple mechanism to implement in a virtual processor CA machine: in the serial updating going on within each processing node, most of the data movement can be accomplished by simply always reading in the right bits from DRAM to form the cell to be updated next! The only real complication comes from compensating for the 64-bit grain-size of our data access. This is done by a combination of data storage conventions and bit-string rotations.
Let us defer for a moment issues of interprocessor communication, and so consider a machine consisting of a single processing node. Let's also begin with a particularly simple case: a 1 dimensional space consisting of 64 cells, each with 64-bits. As in Section 3.1, we will store our bit-fields packed into DRAM wordsa format that allows us to handle arbitrary-sized cells. In this.simple case, each bit-field is a separate word of DRAM. As each bit field is read into the DRAMbuffer, it can be rotated by any desired amount, using the "bit-rotate" capability of the DRAM controller. But if we assume our space is wrapped around at the ends, a bit-rotate is the same as a bit-shift! Thus the columns of this buffer are the cells bf our space, with all of the data appropriately shifted and ready to be updated.
Wider sectors
To handle a sector that is wider than will fit into the active buffer, we glue together active-buffer-sized chunks of the sector as part of our processing pipeline. To make this efficient, we use the cache-buffer to hold parts of data words that, when shifted, overlap between chunks. Thus this buffer needs to be at least as large as the active buffer. The details of how bitrotations within chunks can be simply combined to give bit-rotations across the whole sector are essentially the same as for CAM-8 [16, 171 , and won't be discussed here. We just note that wider sectors can be implemented without adding latency to the updating pipeline.
More dimensions
To implement an n-dimensional sector, we simply organize our DRAM into a collection of n-dimensional arrays, one per bit-field-for simplicity, we'll make all of the dimensions powers of two. When shifting these bit-fields, only the component of the shift along one of the dimensions has t o deal with the special problems that come from the 64-bit granularity of our addressing. For example, shifting a 64x 128 bit-field (stored as 128 64-bit words) 20 positions along the short dimension involves rotating each word by 20 positions. Shifting this bit-field 20 positions "down" along the long dimension simply means that we should start with the 21st word of this bit-field when we begin processing at the "top" of the sector.
Interprocessor communication
Our CA machine consists of an array of processing nodes operating and communicating in lockstep-a systolic array of processors. Communication in such an array can be completely predicted and planned [8] , and a piplined updating can incorporate all of the communication into the updating process, so that communication between processors only entails a few clocks of added latency; each node still completes one 64-bit update per FPGA-core clock[l7, 161.
Since each processor only handles one 64-bit word of cell-data at a time, it only needs the inter-processor communication resources for one word. Thus for each bit-field, each processor at most needs to send one bit off in some direction to some other processor, and get one bit from the opposite direction t o replace it (see Figure 3) . Of course only three of our dimensions can be extended indefinitely by constructing a 3D mesh of processors. Since 1/0 pins on our FPGA are multiplexed 4 to 1, we need 16 signal wires for every spatial direction: 96 signal pins for a 3D mesh, 32 pins for a 1D array.
The circuitry for controlling interprocessor communication is very simple: at any given moment, any processor that needs a bit from an adjacent sector simply accesses the corresponding bit that should shift out of its own sector, and sends that off. Since processors run in lockstep, another processor is doing the same thing for it! Accessing the appropriate bit in its own sector turns out to mean just letting bit-fields wrap-around within its sector, which we've already discussed how t o do.
Initialization and control
Issues of system initialization and control could be handled as they are in CAM-8: we let a workstation "front-end" control the operation of the CA machine, and control 1/0 to initialize the machine. The fast 1/0 pins on the FPGA's allow us to implement a high speed daisy-chained 1/0 channel, and so copies of shared data (such as FPGA configurations and lookup tables) could be stored centrally, and broadcast to all processors.
CAM-8 emulation
CAM-8 is a CA machine with 16-bit cells, data movement by data advection, and cell-updating by table-lookup. We can emulate this machine by processing four 16-bit cells at a time in each FPGA node.
If the 16 bit-fields are distributed evenly among the RAMBUS memory banks, we never need to lose more than one 75MHz clock each time we change DRAM rows-16 times while filling the burst-buffer, and 16 times while emptying it. Thus as long as the total latency in the cell-update pipeline is no more than 16 core-clocks, the overall memory-bandwidth efficiency will be 80%-240 MBytes of updated (read and written) cell data per DRAM per second. Since RAM-BUS DRAM's have 100 times the memory bandwidth of the DRAM's used in CAM-8, this emulation will be 80 times as fast as CAM-8, per DRAM.
Enhanced functionality
There are a number of capabilities that our FPGAbased design has which were not present in CAM-8. For example, the nodes in this FPGA machine have the ability to bring together bit-fields in an arbitrarily chosen order, and the ability to read in the same bit-field multiple times, with different shifts.
These are both capabilities that are used extensively in simulations with large cell-sizes; both of these kinds of operations require extra updating steps on CAM-8. The combination of lookup tables and reprogrammable circuitry will also be very useful in updating large cells efficiently[l5, 10, 191, particularly for algorithms that combine logic and smallinteger arithmetic [3] . Reprogrammability also allows specialized analysis functionality to be added t o simulations without significantly impacting cellupdating performance-for example, one could accumulate block-averaged simulation-statistics in DRAM.
Some sample CAM-8 applications
All of the simulations discussed in this section were performed on a "state-of-the-art)' CAM-8 machine with 128 DRAM chips. Exactly the same simulations could be run 80 times faster on an FPGA-based machine with the same number of DRAM's.
CA molecular dynamics
On traditional computers, in situations where we need to simulate a physical system but no adequate macroscopic equations governing it are known, we typically resort to molecular dynamics calculations: floating point simulations that track the small-scale behavior of particles (or groups of particles) of the system. An attractive alternative on a large array of cellular logic is to simulate a discretized version of the particle dynamics directly with tokens that move around on the computational lattice [7, 131. Such discreteparticle simulations are beginning t o make it possible t o extend the reach of traditional molecular dynamics simulations of complex fluids into the hydrodynamic regime[l9, 21, 20, 251 . Figure 4 shows two lattice-gas simulations of physical systems. On the left is a flow simulation involving Flow past a cylinder, simulated using a fully discrete CA molecular dynamics: discrete particles flow in discrete directions at discrete speeds, on a spatial grid. We visualize the system using a second discrete fluid, a simulated tracer-gas (the visible "smoke") which "floats along" with the first fluid. (b) Crystalization of a lattice-gas liquid into a momentum-conserving elastic solid. Particles of this discrete CA fluid feel discrete forces in discrete directions. This simulation involved about a billion particle-tokens. a few million particle-tokens, visualized using a discrete "tracer" gas [3] . On the right is a simulation of a momentum-conserving three-dimensional lattice gas crystallizing into an elastic solid [25] . This simulation involves about a billion particle-tokens.
These kinds of discrete-particle simulations map very directly onto our CA-machine data-advection model: a separate bit-field is used to carry particles in each possible flow direction, and for each possible flow speed. Particles that land at the same spot (cell) collide and interact according to a specified rule. Multiple materials, fluids, and interactions can easily be accommodated by simply adding more kinds of particles and discrete forces between them[6, 91. Since we are essentially animating a bit-map, arbitrarily complex boundaries are just as easy to simulate as simple boundaries-which is one of the reasons that an early success of this method has been the simulation of oil and water flowing through porous rock [l, 201. These methods are being used to simulate a wide range of systems, including polymers[l9], chemically reacting systems[l2], and are even competing commercially with traditional methods in computational fluid dynamics.
The CA machine simulation illustrated in Figure 4a was actually adapted from a code developed on an IBM-SP2 [3] , and so it allows a direct comparison between the performance of a "supercomputer" and the personal-computer-scale CAM-8 hardware designed by us in 1988 [14, 16, 171 . Our CAM-8 machine with 128 DRAM chips updated by table lookup runs this simulation about 25% faster than a 128 node SP2.
Temporal pipelining
In order to visualize our 3D simulations, we added discrete particles of light to our discrete matter simulations. Efforts to speed up this visualization led us to rediscover a technique called temporal pzpelzning [5, 17, 4 1 which is rather generally useful on a virtualprocessor machine.
The technique is described in Figure 5a . Here we see a combinational logic circuit without feedback, running from left to right. The figure illustrates how four processors could follow one set of signals all the way through the circuit, simulating different parts of the circuit at different times. If we only need the result of a single function evaluation, this proceedure avoids devoting processors to stages of the computation that are irrelevant. This idea has been used, for example, in CAM-8 logic simulations. We take a logic circuit and lay it out in our CA space as a combinational pipeline, with each stage on a different "slice" through our space. Then we have our processing nodes update just the relevant stage (slice) of the pipeline at each step, rather than all stages. A microprocessor simulation using this technique ran at 200Hz. This is fast enough to play tic-tac-toe against the CA machineproving that it really is a universal computer! This same idea is used in the rendering shown in Figure 5b . then sweeps back at some other angle, picking up the reflected bundles of light and bringing them to the front. By always simulating only the slice containing the wavefront, we greatly speed up the rendering.
Other applications
While most of our collaborators working with CAM-8 machines are involved in physical simulation, we have groups working on image processing, and on simulations of ecology, evolution, biology, combinatorics and neural-networks. For a more extensive discussion of the range of applications of a CA machine, see [22] and references in [17] .
Beyond CAM-8
With almost two orders of magnitude of raw speed increase per DRAM, and much more efficient handling of large cell sizes, FPGA-based CA hardware should make a wide range of new large-scale 3D simulations practical-simulations that are currently well beyond the reach of CAM-8. Such hardware will also make possible new kinds of image analysis and processing. For example, instead of producing a single rendered view of our 3D systems at several frames per second, as we do now, we could generate realtime high-resolution holographic views of our 3D bitmaps [ll] .
The CA machine implementation discussed here should also provide a good starting point for other kinds of systolic and DSP-like applicat.ions. In general, modifying an existing design is easier and faster than starting from scratch, and putting a little bit of custom logic at the place where all the data goes by is a very powerful thing.
Conclusions
In this paper, we have described an FPGA chiparchitecture with fast 1 / 0 and a DRAM interface, suitable for large-scale systolic computations. As a design example, we've outlined how a CA virtual processor machine based on this chip could emulate our CAM-8 CA machine 80 times faster per DRAM chip than our existing (1988) ASIC-based design. Our current software and application base would immediately be useable on such a machine, even before we begin to explore its greatly enhanced functionality.
For definiteness, we have used current DRAM and SRAM speeds in our discussion, but we assume that if FPGA's with fast memory interfaces become commercial devices, then they will keep pace with continuing rapid advances in memory technology (e.g., next generation wider and faster RAMBUS chips). This factor alone would make such an FPGA chip more desirable than a custom ASIC for use as the processor in an experimental systolic computer.
Finally, we'd like to point out that this discussion also illustrates how relatively slow FPGA circuitry, included directly on an advanced microprocessor chip, could make use of its high-speed memory interface and caches to implement efficient systolic functionality. Including FPGA circuitry on-chip would also provide insurance against bugs in complex processor designs, and would allow experimentation with ideas for new processor features [4] .
